

FIG.1




FIG. 2




FIG.3




FIG.4






FIG.5






(a) Simulation (b) Measured results in off-on transition

(a) Simulation (b) Measured results in on-off transition

FIG. 6

## Criteria for determining "good and bad" SS transient behavior



f(t): PLL's running frequency in transient period

f<sub>off</sub>: PLL's SSCG off frequency

 $f_{max}$ : Maximum frequency in SSCG on

 $f_{min}$ : Minimum frequency in SSCG on

 $\Delta f$ : Peak to peak frequency in SSCG

Criteria need to be satisfied:

Frequency running range during transient  $f_{min} \le f(t) \le f_{off}$ 





FIG.8

## Order shifting step in response to bad behavior



Move feedback divider in last address to 1st address and shift down SS ROM code.

FIG.9